

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FII	ING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/717,771	1	1/20/2003	George B. Miller	CSP. 001	8373
7	590	04/14/2006		EXAM	INER
Robert Gove				DILLON, SAMUEL A	
CSP Inc. 43 Manning Road			ART UNIT	PAPER NUMBER	
Billerica, MA 01821			2185		
				DATE MAILED: 04/14/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)					
		10/717,771	MILLER, GEORGE B.					
	Office Action Summary	Examiner	Art Unit					
		Sam Dillon	2185					
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
WHIC - Exten after: - If NO - Failur Any re	DRTENED STATUTORY PERIOD FOR REPLY HEVER IS LONGER, FROM THE MAILING DASSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (8) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, eply received by the Office later than three months after the mailing dipatent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION B6(a). In no event, however, may a reply be time rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).					
Status								
1)🖾	Responsive to communication(s) filed on 20 No	ovember 2003.	ļ					
′=	This action is FINAL. 2b)⊠ This action is non-final.							
·								
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	i3 O.G. 213.					
Dispositi	on of Claims							
4)🖂	Claim(s) 1-18 is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)	5) Claim(s) is/are allowed.							
6)⊠	Claim(s) <u>1-18</u> is/are rejected.							
7)	Claim(s) is/are objected to.							
8)	8) Claim(s) are subject to restriction and/or election requirement.							
Application	on Papers	•						
9) 🔲 -	The specification is objected to by the Examine	r.						
10)⊠ The drawing(s) filed on <u>20 November 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) 🔲 -	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.					
Priority u	nder 35 U.S.C. § 119							
12) 🗌 /	Acknowledgment is made of a claim for foreign All b) Some * c) None of:	priority under 35 U.S.C. § 119(a)	-(d) or (f).					
1. Certified copies of the priority documents have been received.								
2. Certified copies of the priority documents have been received in Application No								
3. Copies of the certified copies of the priority documents have been received in this National Stage								
application from the International Bureau (PCT Rule 17.2(a)).								
* S	ee the attached detailed Office action for a list	of the certified copies not receive	d.					
Attachment	t(s)	_						
	e of References Cited (PTO-892)	4) Interview Summary Paper No(s)/Mail Da						
3) Inform	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date		ratent Application (PTO-152)					

Art Unit: 2185

DETAILED ACTION

1. The instant application having Application No. 10/717,771 has a total of 18 claims pending in the application; there are 3 independent claims and 15 dependent claims, all of which are ready for examination by the examiner.

I. INFORMATION CONCERNING OATH/DECLARATION

2. The applicant's oath/declaration has been reviewed by the examiner and is found to conform to the requirements prescribed in 37 C.F.R. ' 1.63.

II. INFORMATION CONCERNING DRAWINGS

3. The applicant's drawings submitted November 20, 2003 are acceptable for examination purposes.

III. OBJECTIONS TO THE APPLICATION

- 4. Claim 9 is objected to because of the following informalities:
 - a. <u>Claim 9</u> reads "and associated **cashe**" on lines 9-10 of page 23, and should be corrected to read "and associated **cache**".
 - b. <u>Claim 9</u> reads "if **the the** system controller" on lines 21-22 of page 23, and should be corrected to read "if **the** system controller".

Appropriate correction is required.

Art Unit: 2185

IV. REJECTIONS BASED ON PRIOR ART

Claim Rejections - 35 USC ' 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. <u>Claims 1-18</u> are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Patterson</u> et al. ("Computer Organization and Design") and in view of <u>Glew</u> et al. (US Patent Number 5,751,996).
- 7. As per <u>Claims 1, 9 and 12</u>, and more specifically to <u>Claim 12</u>, <u>Patterson</u> discloses

a general purpose computer system (Macintosh 7200 series, Figure 8.16, page 687) incorporating at least one CPU ("Processor", Figure 8.16, page 687) and associated cache (Figure 7.13, page 561) in communication with a CPU bus (line between Processor and PCI interface/memory controller, Figure 8.16, page 687), at least one I/O device (device connected to I/O controller, Figure 8.16, page 687) and at least one CPU ("Processor", Figure 8.16, page 687) both in communication with a processor bus (PCI bus, Figure 8.16, page 687), the at least one CPU and associated cache and the at least one I/O device are all in communication with a shared memory (Main memory, Figure 8.16, page 687), the communication provided by a system controller (PCI interface/memory controller, Figure 8.16, page 687) having CPU interface logic and I/O interface

Art Unit: 2185

logic, a method for processing I/O transactions between the at least one I/O device and the shared memory comprising:

B) programming the CPU interface logic to respond to all addresses that correspond to shared memory (inherent in the memory controller, in that the controller would not control the memory unless it responded to addresses it contains, Figure 8.16, page 687);

E) receiving at the system controller an I/O request from the at least one I/O device (inherent in the PCI interface/memory controller, in that the PCI interface interfaces with all the devices connected to the PCI bus, including the I/O devices, Figure 8.16, page 687); and

Patterson does not disclose the system controller having a plurality of operation modes or the method comprising the steps of A, C, D or F.

<u>Glew</u> discloses a method for processing I/O transactions comprising:

having a plurality of operational modes (column 7, lines 27-35);

- A) assigning first (uncacheable (UC), column 7 lines 28-29) and second (write-through cacheable (WT), column 7 lines 32-33) memory address ranges to the at least one I/O bus (column 7 lines 35-39);
- C) programming the CPU cache to only store data corresponding to one of the memory address ranges (CPU cache only stores data if memory type for a given range is cacheable, column 7, lines 5-7);
- D) distinguishing (column 7 lines 13-16) between the first and the second memory address ranges and to operate in a first mode (column 7 lines 16-19) if

Art Unit: 2185

the system controller detects an I/O request address corresponding to the first (uncacheable, see step A) above) memory address range and to operate in a second mode (column 7 lines 7-10) if the system controller detects an I/O request address corresponding to the second (write-through cacheable, see step A) above) memory address range;

F) forwarding the I/O request to the shared memory if the system controller is operating in the first mode and to the cache if the system controller is operating in the second mode (column 7 lines 16-19).

Patterson and Glew are analogous art in that they both deal with microprocessor architectures and caching. At the time of the invention it would have been obvious to one with ordinary skill in the art to modify Patterson's system controller to store the memory address range types as described in Glew and to direct I/O requests from the I/O devices directly to the shared memory if they are uncacheable and to send them to the cache if they are, all based on the address range type of the request.

The motivation for doing so would have been that by defining explicit memory types associated with address spaces, memory instructions can be properly and easily be controlled with the memory type to avoid undesirable memory side effects and minimize system bus traffic (Glew, column 8 lines 28-35).

Therefore, it would have been obvious to combine Patterson's system architecture with Glew's memory address range types for the benefit of avoiding undesirable memory side effects and minimizing system bus traffic, to obtain the invention of Claim 1.

Art Unit: 2185

The Examiner notes that both Claims 1 and 9 are broader than Claim 12, so as to allow any rejection of Claim 12 to also reject Claims 1 and 9. The Examiner does not intend to unduly narrow the interpretations of Claims 1 or 9.

8. As per <u>Claims 2 and 13</u>, <u>Patterson</u> and <u>Glew</u> disclose the method of <u>Claims 1</u> and 12 respectively, wherein

the first memory address range (Glew, uncacheable (UC), column 7 lines 28-29) corresponds to an I/O transaction processed in a non-coherent manner (a non-coherent manner is interpreted in light of the specification [page 3 lines 15-20] as not involving the cache) and the second memory address range (Glew, write-through cacheable (WT), column 7 lines 32-33) corresponds to an I/O transaction processed in a coherent manner (a coherent manner is interpreted in light of the specification [page 3 line 21 to page 4 line 8] as involving the cache).

9. As per <u>Claim 3 and 14</u>. <u>Patterson</u> and <u>Glew</u> disclose the method of <u>Claims 1 and</u> 12 respectively, wherein

the cache is programmed to store data corresponding to the second memory address range (inherent in write-through cacheable (WT), column 7 lines 32-33).

10. As per <u>Claim 4 and 15</u>, <u>Patterson</u> and <u>Glew</u> disclose the method of <u>Claims 1 and</u> <u>12</u> respectively, wherein

the first and second memory address ranges are different sizes (Glew, column 5 lines 9-12).

Art Unit: 2185

11. As per <u>Claim 5 and 16</u>, <u>Patterson</u> and <u>Glew</u> disclose the method of <u>Claims 1 and</u> <u>12</u> respectively, wherein

the first and second memory address ranges are the same size (Glew, column 5 lines 12-14).

12. As per <u>Claim 6 and 17</u>, <u>Patterson</u> and <u>Glew</u> disclose the method of <u>Claims 1 and</u> <u>12</u> respectively, wherein

the first operation mode (Glew, uncacheable (UC), column 7 lines 28-29) processes the I/O request non-coherently (see 103 rejections of Claims 2 and 13 above) and the second operation mode (Glew, write-through cacheable (WT) processes the I/O request coherently (see 103 rejections of Claims 2 and 13 above).

- 13. As per <u>Claim 7</u>, <u>Patterson</u> and <u>Glew</u> disclose the method of <u>Claim 1</u>, wherein the step of programming the system controller includes setting an I/O address decoder on the system controller (<u>Glew</u>, column 7 lines 36-39).
- 14. As per <u>Claim 8</u>, <u>Patterson</u> and <u>Glew</u> disclose the method of <u>Claim 1</u>, wherein the at least one I/O bus is a processor bus (*PCI bus*, *Figure 8.16*, *page 687*).
- 15. As per <u>Claim 10</u>, <u>Patterson</u> and <u>Glew</u> disclose the method of processing I/O transactions in <u>Claim 9</u>, wherein

the I/O request corresponds to the assigned memory address range (Glew, column 7 lines 13-27).

Art Unit: 2185

16. As per <u>Claim 11</u>, <u>Patterson</u> and <u>Glew</u> disclose the method of processing I/O transactions in <u>Claim 9</u>, wherein

the step of setting the system controller includes programming the I/O address decoder so that the memory address range selects the CPU master unit (Glew, column 7 lines 36-39).

17. As per <u>Claim 18</u>, <u>Patterson</u> and <u>Glew</u> disclose the method of <u>Claim 12</u>, wherein the step of programming the system controller includes setting a PCI target address decoder on the system controller (Glew, column 7 lines 36-39).

V. RELEVANT ART CITED BY THE EXAMINER

18. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Anderson (US Patent Numbers 6,651,115 and 6,529,968) discloses a DMA controller and a memory controller copying data from a non-coherent memory space.

<u>Lau</u> (US Patent Number 5,485,592) discloses a cache controller in combination with one or more DMA controllers.

<u>Watkins</u> et al (*US Patent Number 5,263,142*) discloses an I/O cache with mapped pages allocated for caching direct memory access data based on the type of I/O devices.

Art Unit: 2185

VI. CLOSING COMMENTS

Conclusion

a. STATUS OF CLAIMS IN THE APPLICATION

19. The following is a summary of the treatment and status of all claims in the application as recommended by M.P.E.P. '707.07(i):

a(1). CLAIMS REJECTED IN THE APPLICATION

20. Per the instant office action, <u>Claims 1-18</u> have received a first action on the merits and are subject of a first action non-final.

b. <u>DIRECTION OF FUTURE CORRESPONDENCES</u>

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sam Dillon whose telephone number is 571- 272-8010. The examiner can normally be reached on 8:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Don Sparks can be reached on 571-272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2185

IMPORTANT NOTE

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sam Dillon

Examiner

Art Unit 2185

SAD

SUPERVISORY PATENT EXAMINER